


**Figure 1**

**Figure 2**

**Figure 3**

**Figure 4**






Figure 5


6 / 50




### Figure 7




**Figure 8**






**Figure 9**

10 / 50



**Figure 10**


**Figure 11A****Figure 11B****Figure 11C**




**Figure 13**

14 / 50


**Figure 14A****Figure 14B**

**Figure 15**

**Figure 16**



17 / 50

**Figure 17**




Figure 18





Figure 19

20 / 50

**Figure 20**





Figure 21

22 / 50

**Figure 22**






Figure 23

24 / 50

**Figure 24**








Figure 26




Figure 27




Figure 28




Figure 29




Figure 30





Figure 31

**Figure 32**




Key Control Table

3302

3304 — ID      3306 — SPU Key      3308 — Key Mask

0	SPU Key	Key Mask
1	SPU Key	Key Mask
2	SPU Key	Key Mask
		⋮
7	SPU Key	Key Mask

**Figure 33**

**Figure 34**






Figure 35


36 / 50


**Figure 36**

37 / 50



**Figure 37**

38 / 50


**Figure 38**

**Figure 39**


40 / 50

**Figure 40A****Figure 40B**





**Figure 41**


42 / 50


**Figure 42**



43 / 50


**Figure 43**

**Figure 44**


**Figure 45**

**Figure 46**


**Figure 47A****Figure 47B**

**Figure 48**





50 / 50

**Figure 50**